JPH075635Y2 - 半導体パッケージ - Google Patents
半導体パッケージInfo
- Publication number
- JPH075635Y2 JPH075635Y2 JP1988011857U JP1185788U JPH075635Y2 JP H075635 Y2 JPH075635 Y2 JP H075635Y2 JP 1988011857 U JP1988011857 U JP 1988011857U JP 1185788 U JP1185788 U JP 1185788U JP H075635 Y2 JPH075635 Y2 JP H075635Y2
- Authority
- JP
- Japan
- Prior art keywords
- pattern
- semiconductor package
- exposed
- patterns
- index
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/49105—Connecting at different heights
- H01L2224/49109—Connecting at different heights outside the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/15165—Monolayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1988011857U JPH075635Y2 (ja) | 1988-01-29 | 1988-01-29 | 半導体パッケージ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1988011857U JPH075635Y2 (ja) | 1988-01-29 | 1988-01-29 | 半導体パッケージ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH01116439U JPH01116439U (en]) | 1989-08-07 |
JPH075635Y2 true JPH075635Y2 (ja) | 1995-02-08 |
Family
ID=31220777
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1988011857U Expired - Lifetime JPH075635Y2 (ja) | 1988-01-29 | 1988-01-29 | 半導体パッケージ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH075635Y2 (en]) |
-
1988
- 1988-01-29 JP JP1988011857U patent/JPH075635Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH01116439U (en]) | 1989-08-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6278178B1 (en) | Integrated device package and fabrication methods thereof | |
US8043895B2 (en) | Method of fabricating stacked assembly including plurality of stacked microelectronic elements | |
US6281577B1 (en) | Chips arranged in plurality of planes and electrically connected to one another | |
JPS63211660A (ja) | 集積回路用高端子数パッケージ | |
KR20040087501A (ko) | 센터 패드 반도체 칩의 패키지 및 그 제조방법 | |
IL115637A (en) | Naked 3D integrated circuits | |
JPS61101067A (ja) | メモリモジユ−ル | |
TW202125728A (zh) | 半導體元件封裝結構 | |
TWI432732B (zh) | 用於電子組件檢驗裝置之配線基板 | |
EP0023400B1 (en) | Leadless packages for semiconductor devices | |
JPH075635Y2 (ja) | 半導体パッケージ | |
US20070152316A1 (en) | Interposer pattern with pad chain | |
TW201401481A (zh) | 斜坡晶粒堆疊 | |
JP2890442B2 (ja) | 半導体装置のコンタクトホールの目ずれ検査方法 | |
US20130037945A1 (en) | Semiconductor device | |
CN205376474U (zh) | 具有高接合强度的多层结构的转接介面板 | |
JP3854819B2 (ja) | 半導体装置の製造方法 | |
CN101609803A (zh) | 半导体封装工艺的验证测试方法以及其使用的共用型基板 | |
JPH01258447A (ja) | 混成集積回路の積層厚膜基板 | |
JPH07107954B2 (ja) | 半導体装置 | |
JP3765352B2 (ja) | パッドの外観検査方法 | |
KR101972515B1 (ko) | 층간 절연체로 투명 pid를 갖는 다층레이어 패널의 척킹장치 | |
JPH0691124B2 (ja) | Icパッケージ | |
JPH0514518Y2 (en]) | ||
TW200522283A (en) | Substrate strip for increasing yield and method for fabricating the same |